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ABSTRACT
Embedded processor designs are increasingly based on general-
purpose processor families, modified and extended in vari-
ous ways. However, the production of software for embed-
ded processors remains a challenging problem. One promis-
ing approach for addressing this problem is self-optimizing
software: instead of writing a program, one implements a
program generator that produces a large number of pro-
gram variants, and then determines empirically which vari-
ant performs best. The particular aspect of performance
that is optimized can be execution time, power consump-
tion, throughout, etc.
To prevent a combinatorial explosion in the number of
program variants that have to be considered, self-optimizing
systems bound the search space by exploiting knowledge of
hardware parameters such as the number of registers, the
capacity of the L1 cache, etc. For software to be truly self-
optimizing, hardware parameter values relevant for software
optimization must be determined automatically.
This paper makes the following contributions.
• We describe X-Ray – a robust and extensible micro-
benchmark framework for measuring hardware para-
meters, in which it is very easy to implement new
micro-benchmarks. This is particularly important in
the embedded processor context because designers con-
stantly add new features to architectures.
• We describe novel algorithms for measuring commonly
used hardware parameters and show how they can be
implemented in this framework. We evaluate our im-
plementation experimentally on both embedded and
desktop architectures, and show that it produces more
accurate and complete results than existing tools.
∗This work was supported by NSF grants ACI-9870687,
EIA-9972853, ACI-0085969, ACI-0090217, ACI-0103723,
and ACI-012140.
1. INTRODUCTION
The traditional approach of designing embedded proces-
sors by integrating independently-designed, non-programmable
hardware blocks is giving way to designs based on general-
purpose processor families such as the MIPS or Power ar-
chitectures, extended or reduced in various ways. The new
approach makes embedded processors more flexible because
they operate under software control, which is critical for de-
vices like Personal Digital Assistants (PDAs) that must run
a variety of applications such as calendars, e-mail, etc.
However, the production of high-quality application soft-
ware for programmable embedded processors remains a ma-
jor challenge. Hardware vendors typically provide compilers,
debuggers, etc., obtained either by modifying an existing
tool chain for an established processor family or by writ-
ing them from scratch. Unfortunately, the quality of code
produced by compilers even for conventional desktop proces-
sors can be far from optimal [15]; in the embedded processor
context, this problem is exacerbated by other considerations
such as power consumption. Programming in assembly lan-
guage is often the only recourse.
One promising new technology for solving this problem is
to write self-optimizing software that can improve its own
performance without manual intervention. The key idea be-
hind self-optimizing software is the generate-and-test para-
digm: instead of writing a program, one writes a program
generator that can generate an entire space of programs, and
runs all these programs on the actual platform to determine
which one performs best. The particular aspects of perfor-
mance that are optimized may include time to completion of
a task, the throughput of the entire system, power consump-
tion, etc. Some self-optimizing systems such as FFTW [3, 7]
and SPIRAL [4, 11], which generate optimized code for sig-
nal processing applications, optimize themselves statically
when they are installed on the hardware platform, while
other systems such as those envisioned in IBM’s autonomic
systems initiative [2] optimize their performance continu-
ously during execution.
To control the combinatorial explosion in the number of
program versions to be evaluated, self-optimizing systems
use parameters of the hardware architecture to prune the
search space. For example, the size of the L1 data cache in-
fluences the execution plans generated by FFTW in its FFT
implementation. Other self-optimizing systems also exploit
knowledge about the number of registers, instruction laten-
cies, existence of certain instructions such as fused multiply-
add (FMA), SIMD vector extensions, etc., to reduce the size
of the search space [1, 14, 15].
For self-optimizing software, it is desirable that hardware
parameter values relevant for software optimization be de-
termined automatically without human intervention. It is
important to note that these values are not necessarily the
same as the values one might find in a hardware manual. For
example, loop unrolling must take into account the number
of registers available to hold values computed in the loop
body. However, most compilers set aside certain registers
for holding special values such as the stack or frame pointer,
so the number of registers available to the register allocator
is usually less than the total number of architected registers.
In practice, it is hard enough to find documentation on hard-
ware parameter values, let alone on the values relevant to
software optimization.
In this paper, we describe X-Ray, a framework that uses
micro-benchmarks to measure relevant values of hardware
parameters automatically. Perhaps the most well-known
micro-benchmark is the Saavedra benchmark [12, 8] that
determines memory hierarchy parameters by measuring the
time required to access a series of array elements with dif-
ferent strides. However, the timing results from this bench-
mark have to be analyzed manually to determine memory
hierarchy parameters, so it is not suitable for incorporation
into a self-optimizing system. Furthermore, this benchmark
does not measure other processor parameters. As we discuss
later, X-Ray does not suffer from these limitations.
For portability, X-Ray is entirely implemented in ANSI
C [6]. One of the interesting challenges of this approach is
to ensure that the C compiler does not perform any high-
level restructuring optimizations on our benchmarks that
might pollute the timing results, while performance critical
optimizations, such as register allocation, are still enabled.
The rest of this paper is organized as follows. In Sec-
tion 2, we give an overview of the framework and the tech-
niques that it uses for generating and timing C programs.
Sections 3 and 4 discuss the micro-benchmarks we have de-
veloped for measuring CPU and memory hierarchy parame-
ters respectively. Since embedded systems typically do not
have a deep memory hierarchy, we focus on L1 data cache
parameters. We present experimental results in Section 5
and conclude in Section 6.
2. THE X-RAY FRAMEWORK
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Figure 1: A micro-benchmark in X-Ray
Figure 1 shows the structure of a micro-benchmark in the
X-Ray framework. Each hardware parameter is measured
by one such micro-benchmark.
For example, consider measuring the number of available
registers for a particular data type T . One way to determine
this value is to execute a number experiments, all of which
perform the same computations, but on a different number
of variables (N) of type T . When N exceeds the number of
available registers for type T , not all variables can be register
allocated, and execution time should increase substantially.
The number of available registers can be inferred from this
cross-over point.
Some general conclusions can be drawn from this exam-
ple. A single micro-benchmark may need to execute sev-
eral timing experiments, which we call nano-benchmarks.
Since there may be no a priori bound of the number of re-
quired nano-benchmarks, we need a Nano-benchmark Gen-
erator, which can produce Nano-benchmark C Code from
a high-level Nano-benchmark Specification. Finally, genera-
tion should happen on-the-fly since the results of one nano-
benchmark may determine the nano-benchmark to be exe-
cuted next.
The execution of a micro-benchmark is orchestrated by
its Control Engine, which chooses which nano-benchmarks
to execute, along with the appropriate parameters, and the
order in which to execute them. It determines the value of
the hardware parameter based on these timing results.
Some micro-benchmarks may also require input from the
results of running other micro-benchmarks. For example, to
determine the latency of an instruction in cycles rather than
in nanoseconds, the control engine needs to know the cycle
time of the processor. This can be specified by the user or it
can be measured by another micro-benchmark as discussed
in Section 3.
2.1 Nano-benchmarks
Even with access to a high-resolution timer, it is hard to
accurately time operations that take only a few CPU cycles
to execute. Suppose we want to measure the time required
to execute a C statement S. If this time is small compared
to the granularity of the timer, we must measure the time
required to execute this statement some number of times RS
(dependent on S), and divide that time by RS . If RS is too
small, the time for execution cannot be measured accurately,
whereas if RS is too big, the experiment will take longer than
it needs to.
RS ← 1;
while (measureS (RS) < tmin)
RS ← RS × 2;
return (measureS (RS)÷RS) ;
Figure 3: High-level structure of a nano-benchmark
Figure 3 shows the timing strategy used in X-Ray nano-
benchmarks. In this code, measureS(RS)measures the time
required to execute RS repetitions of statement S. To deter-
mine a reasonable value for RS , the code in Figure 3 starts
by setting RS to 1, and then doubles it until the experi-
ment runs for at least tmin seconds. The value of tmin can
be specified by the user and defaults to 0.25 seconds in the
current implementation.
A simplistic implementation of measureS is shown in Fig-
ure 2(a). The call to now() is assumed to invoke the most
accurate timer available on the platform. The code in Fig-
ure 2(a) incurs considerable loop overhead, which might even
be greater than the time spent in executing S. To address
this problem, we can unroll the loop U times as shown in
Figure 2(b).
Another problem is that restructuring compiler optimiza-
tions may corrupt the experiment. For example, consider
the case when we want to measure the latency of a single
addition. In our framework, we would measure the time
taken to execute the C statement p0 = p0 + p1. It is impor-
measureS(R) {
ts = now();
i = R;
loop: S;
if (--i)
goto loop;
te = now();
return te − ts;
}
(a)
measureS(R) {
ts = now();
i = R / U;
loop:
S;
S;
...repeat U
times...
S;
if (--i)
goto loop;
te = now();
return te − ts;
}
(b)
measureS(R) {
initialize;
volatile int v = 0;
switch (v)
{
case 0:
i = R/U;
ts = now();
loop:
case 1: S;
case 2: S;
...
case U: S;
if (--i)
goto loop;
te = now();
if (!v)
return te − ts;
}
use;
}
(c)
measureS(R) {
initialize;
volatile int v = 0;
switch (v)
{
case 0:
i = R/U;
ts = now();
loop:
case 1: S1;
case 2: S2;
...
case i: Si;
...
case n: Sn;
case n+ 1: S1;
...
case W: Sn;
if (--i)
goto loop;
te = now();
if (!v)
return te − ts;
}
use;
}
(d)
Figure 2: Implementation of measureS
tant to optimize p0 and p1 by allocating them in registers,
but it is crucial not to optimize the U statements in the loop
body to p0 = p0+U × p1, which would prevent from timing
the original statement correctly.
To solve such problems, we need to generate programs
which the compiler can aggressively optimize, without dis-
rupting the sequence and type of operations, whose execu-
tion time we want to measure. We solve this problem using
a switch statement on a volatile variable v as shown in
Figure 2(c). The semantics of C require that all accesses of
v go to the memory hierarchy, and therefore the compiler
cannot assume anything about which case of the switch is
selected. Because there is potential control flow to each of
the case blocks, it is impossible to combine or reorder them
in any way.
The final problem is that if the compiler is able to de-
duce that the result of the computations performed in S
is not used in the rest of the code, it might perform dead-
code elimination and remove all instances of S altogether.
To prevent this unwanted optimization we assign the initial
value of all variables that appear in S from appropriately
typed volatile variables in the initialize statement and
copy their final values back to the same volatile variables
in the use statement.
As we will see in Section 3, there are cases where we wish
to measure the performance of a sequence of different state-
ments S1, S2, . . . , Sn. To prevent the compiler from opti-
mizing this sequence, the code generator will give each Si
a different case label, generating code of the form shown in
Figure 2(d). In this figure, the number of case labels W is
the smallest multiple of n greater than or equal to U .
2.2 Nano-benchmark Generator
The X-Ray nano-benchmark generator accepts as an input
a nano-benchmark specification and produces nano-benchmark
C code structured as shown in Figure 2(d).
The nano-benchmark specification is a tuple which con-
tains a statement S to be timed and type information for
all variables in S. For example, to measure the latency of
double-precision floating point ADD operation, we use the
nano-benchmark specification 〈p1 = p1 + p2, 〈p1, p2 : F64〉〉,
which means that we time the statement p1 = p1 + p2,
where p1 and p2 are variables of type double (defined as F64
in X-Ray). Given this specification, the nano-benchmark
generator can produce code as shown in Figure 2(c). Gener-
ating code of the form shown in Figure 2(d) is more complex
and requires the first element of the tuple to be a function
f : integer → string, which computes the code for statement
Si from the case label i.
2.3 Implementing a new micro-benchmark
The following two steps describe the process of implement-
ing a new micro-benchmark within the X-Ray framework.
1. Decide what timing experiments are needed and im-
plement the corresponding nano-benchmarks. If the
structure of these nano-benchmarks fits the output of
the X-Ray nano-benchmark generator, as presented in
Figure 2(d), one only needs to provide the correspond-
ing nano-benchmark specifications.
2. Implement the micro-benchmark control engine, de-
scribing which nano-benchmarks to run, with what pa-
rameters, in what order, and how to produce a final
result from the external parameters and the timings.
As we will see in Section 3, both these steps require very
few lines code.
3. CPU MICRO-BENCHMARKS
We now describe how X-Ray measures a number of key
CPU parameters. X-Ray can also measure the degree of
SMT and SMP thread-level parallelism, but we do not dis-
cuss it here because it is not relevant in the context of em-
bedded processors.
3.1 CPU Frequency
CPU frequency (FCPU) is an important hardware parame-
ter because other parameters are measured relative to it (in
clock cycles). X-Ray assumes that dependent integer addi-
tions can be executed at the rate of one per cycle, which is
valid for most current processors. The assumption of depen-
dence is important because modern architectures can often
issue two or more independent integer addition operations in
one cycle, so timing independent addition operations would
be misleading.
For this micro-benchmark we use a single nano-benchmark
with specification S = 〈p0 = p0 + p1, 〈p0, p1 : int〉〉. Given
the time time (S) in nanseconds required to execute the
statement S, we compute the CPU frequency in MHz as
follows.
FCPU ← 1000 ÷ time (S)
3.2 Instruction Latency
The latency LO,T of an operation (instruction) O, with
operands of type T , is the number of cycles after one such
instruction is dispatched until its result becomes available
to subsequent dependent instructions.
For this micro-benchmark we use a nano-benchmark with
specification SO,T = 〈p0 = O(p0, p1), 〈p0, p1 : T 〉〉. We then
compute the instruction latency in clock cycles as follows.
LO,T ←
time (SO,T )
1000÷ FCPU
3.3 Instruction Throughput
The throughput TPO,T of an operation (instruction) O,
with operands of types T , is the rate in cycles at which
the CPU can issue independent instructions of that type.
On modern processors the throughput of an instruction is
usually much smaller than its latency, because of pipelining
and super-scalar execution.
To measure TPO,T, we use a nano-benchmark specification
SO,T,N = 〈pi%N = O(pi%N , pN), 〈p0, p1, . . . , pN : T 〉〉. Note
that this specification generates code of the form shown in
Figure 2(d). It is further parameterized by N – the number
of independent instructions to generate. For example, the
sequence of statements generated for N = 3 is the following.
case 0 : p0 = O(p0, p3);
case 1 : p1 = O(p1, p3);
case 2 : p2 = O(p2, p3);
case 3 : p0 = O(p0, p3);
. . .
case W : p2 = O(p0, p3);
We then compute the instruction throughput in clock cy-
cles as follows.
N ← 2;
while
 
time(SO,T,N )
time(SO,T,N−1)
> 1− 
N ← N + 1;
TPO,T ←
time(SO,T,N−1)
1000÷FCPU
;
The nano-benchmark code for SO,T,N exhibits instruction-
level parallelism (ILP) on the order of N . The control engine
times the nano-benchmark for successively growing values of
N while performance continues to increase due to the addi-
tional ILP. When the performance levels off for some N , the
throughput TPO,T is computed as the last (fastest) timing
divided by the clock cycle time.
In practice, the X-Ray implementation of the through-
put micro-benchmark is somewhat more complex. The rea-
son for this increased complexity is that the implementa-
tion we just described does not permit the exploitation of
instruction-level parallelism in statically scheduled VLIW
cores because the case labels prevent the compiler from schedul-
ing VLIW bundles with more than one instruction. There-
fore we use a nano-benchmark specification with a more
complex statement generating function, that puts B inde-
pendent instructions at each case statement, as follows.
SO,T,N,B =
<
{
p(i×B+0)%N = O(p(i×B+0)%N , pN );
p(i×B+1)%N = O(p(i×B+1)%N , pN );
. . .
p(i×B+B−1)%N = O(p(i×B+B−1)%N , pN );
},
〈p0, p1, . . . , pN : T 〉
>
The corresponding control engine algorithm is as follows.
N ← 2;
while
 
time(SO,T,N,1)
time(SO,T,N−1,1)
> 1− 
N ← N + 1;
B ← 2;
N ← N − 1;
while
 
time(SO,T,N×B,B)÷B
time(SO,T,N×(B−1),B−1)÷(B−1)
> 1− 
B ← B + 1;
TPO,T ←
time(SO,T,N×(B−1),B−1)÷(B−1)
1000÷FCPU
;
3.4 Instruction Existence
Many embedded processors do not have dedicated floating-
point hardware. Some have single-precision floating-point
functional units, but not double-precision ones. In case ded-
icated floating-point hardware is not present, usually an em-
ulation library is used. In X-Ray we can easily determine
the presence of dedicated floating-point hardware by mea-
suring the latency of a floating-point ADD operation of the
appropriate type. If the latency is more than a few cycles
(10 in our implementation), we conclude that the operation
is emulated, otherwise we conclude that it is executed in
hardware.
In certain cases, it is not obvious how a certain C state-
ment is translated to instructions. One very common op-
eration for numerical applications is p1 = p1 + p2 × p3.
On some platforms, this statement is compiled into a single
fused multiply-add instruction (FMA), while on some it is
compiled into a separate multiply and add instructions. If
an FMA instruction does not exist, the compiler will need
an extra register to store the intermediate value and sched-
ule two instructions instead of one. This has an impact on
how such sequences of statements need to be scheduled. For
example, the ATLAS [1, 14] library generator produces dif-
ferent code for the compiler depending upon the existence
of an FMA instruction.
With an FMA instruction the CPU can execute an add
instruction “for free” together with a multiply instruction.
Therefore we determine the existence of FMA by comparing
the throughput of a simple multiply with that of a fused
multiply-add.
3.5 Number of Registers
To measure the number of registers NRT of particular
type T , we use a single nano-benchmark with specification
ST,N =  pi%N = pi%N + p(i+N−1)%N , 〈p0, p1, . . . , pN : T 〉.
For example, the sequence of statements generated for N =
4 is as follows.
case 0 : p0 = p0 + p3;
case 1 : p1 = p1 + p0;
case 2 : p2 = p2 + p1;
case 3 : p3 = p3 + p0;
case 4 : p0 = p0 + p3;
. . .
case W : p3 = p3 + p0;
If all of pi are allocated in registers, the time per operation
is much smaller than when some are allocated in memory.
The goal is to determine the maximum N , for which no vari-
ables are allocated to memory. The control engine doubles
N until it observes a drop in performance. After that it per-
forms a binary search in the interval [N ÷ 2, N). The actual
control engine algorithm is as follows.
N ← 4;
while
 
time(ST,N)
time(ST,2)
< 1 + 
N ← N × 2;
R← N ;
L← N
2
while (R− L > 1)
P ← (R+L)
2
;
if
 
time(ST,P )
time(ST,2)
< 1 + 
R← P ;
else
L← P ;
NRT ← L;
4. CACHE MICRO-BENCHMARKS
In this section, we present algorithms for automatically
measuring memory hierarchy parameters that are important
for software. Although X-Ray can measure parameters of
all levels of cache and the TLB, we will focus on the L1
cache because most embedded processors do not have an L2
cache. Complete description of X-Ray’s memory hierarchy
measurement capabilities is given in [16].
The most well-known benchmark for measuring memory
hierarchy parameters is the Saavedra benchmark [12], which
measures the time required to access array elements with
different strides. The timing results of this benchmark are
usually inspected manually to determine memory hierarchy
parameters. In contrast, the X-Ray micro-benchmarks de-
scribed in this section produce the values of these parame-
ters directly. Moreover, our algorithm for measuring cache
capacity is the first one that is designed to accurately work
for caches whose capacity is not a power of 2 (found on the
Itanium 2 for example), and for caches that support exclu-
sion, such as the caches on AMD machines. Finally, our
benchmarks, unlike existing benchmarks, are not affected
by hardware pre-fetching.
4.1 Cache Parameters
We will focus on the associativity, block size, capacity,
and hit latency [8] of caches. The first three parameters are
sometimes referred to as the 〈A,B,C〉 of caches. Our exper-
iments assume that the replacement policy is least-recently-
used (LRU), since almost all caches implement variants of
this policy, and our experiments show that even when they
do not, the results are still accurate.
offsetindextag
t=20 i=7 b=5
Figure 4: Memory address decomposition on P6
Figure 4 shows the typical structure of a memory address.
We use the Intel P6 (Pentium Pro/II/III) architecture in
the following explanations. On these machines, the L1 data
cache is organized as 〈A,B,C〉 = 〈4, 32, 16KB〉. Therefore
the cache contains C ÷ B = 16384 ÷ 32 = 512 individual
blocks, divided into 512÷A = 512÷4 = 128 sets of 4 blocks
each. The highest t = 20 bits constitute the block tag, i = 7
bits are needed to index one of the 128 sets, and b = 5 bits
are needed to store the offset of a particular byte within the
32-byte block.
Definition 1. For a cache with associativity A and ca-
pacity C, we define the stride T of that cache as T ≡ C
A
.
Note that T = 2i+b, and thus C = A× 2i+b. Unlike cache
stride, associativity and capacity do not have to be a power
of 2. For example, some versions of Intel Itanium 2 have a
24-way set associative L3 cache with capacity 6MB.
4.2 Sequences and compact sequences
When all addresses of an address sequence W can coex-
ist together in a cache we say that W is compact with re-
spect to that cache and the average access time is the cache
hit latency lhit. When the sequence is not compact and
we repeatedly access its elements the cache will suffer some
misses. If every single access is a cache miss, we say that W
is non-compact and the average access time is the cache miss
latency lmiss, which is typically much greater than lhit. Fi-
nally, when some accesses are cache hits and some are cache
misses, the average access time is between lhit and lmiss and
we say that W is semi-compact.
Some of our micro-benchmarks access sequences of N ad-
dresses, where successive addresses are separated by a stride
S = 2σ. Such sequences are completely characterized by
their starting address m0, stride S and number of elements
N and therefore we use the notation 〈m0, S,N〉 to represent
them.
Theorem 1 describes the necessary and sufficient condi-
tions for compactness and non-compactness of a sequence of
this type for a given cache. Informally, this theorem says
that as the stride S gets bigger, the maximum length of a
compact sequence with that stride decreases until it bot-
toms out at A, while the minimum length of a non-compact
sequence with that stride decreases until it bottoms out at
A+ 1.
Theorem 1. Consider a cache with parameters 〈A,B,C〉
and a sequence W = 〈m0, S,N〉.
(a) compact (W )⇔ N ≤ Nc = A  
T
S 
(b) non-compact (W )⇔ N ≥ Nnc = (A+ 1)  
T
S 
Proof. Omitted. See [16]
4.3 Algorithms for Measuring L1 Cache Pa-
rameters
In this section we use is compact (W ) to empirically deter-
mine if W is compact. Our implementation of this function
repeatedly accesses each address in W , computes the aver-
age time per access l, and declares the sequence to be com-
pact if l is close to the hit latency of the cache lhit, which is
measured as described in Section 4.3.1.
Although this procedure seems simple in principle, the
timing measurements require some special care as discussed
in Section 4.4.
4.3.1 Cache Latency
We determine lhit by measuring the average time per ac-
cess of the sequence 〈m0, 1, 1〉, which is compact since it
contains a single element.
4.3.2 Capacity and Associativity
Theorem 1 suggests a method for determining the capacity
C and the associativity A of the cache. First, we find A by
determining the asymptotic limit of the length of a compact
sequence as the stride is increased. The smallest value of
the stride for which this limit is reached is T , the stride of
the cache; once we know A and T , we can find C.
S ← 1;
N ← 1;
while (is compact (〈m0, S,N〉)
N ← 2×N
Nold ← N;
N ← 0;
while (N 6= Nold)
S ← 2× S;
Nold ← N;
N ← minNmin ∈ [1, Nold] : ¬is compact (〈m0, S,Nmin〉);
A← N − 1;
C ← S
2
× A;
Figure 5: Measuring C and A of L1 Data Cache
Pseudo-code for measuring C and A of the L1 data cache
is shown in Figure 5. The algorithm can be described as
follows. Start with the sequence 〈m0, S,N〉 = 〈m0, 1, 1〉,
which is compact, and keep doubling N until the sequence is
not compact. Let Nold is the first N for which this happens.
Now start doubling the stride S, and for each S compute the
smallest N , for which 〈m0, S,N〉 is not compact. This value
of N can be found by using binary search in the interval
[1, Nold]. If N 6= Nold, Let Nold = N and recompute N for
the next S. Repeat this step until N = Nold. At this point,
declare A = N − 1 and the C = S
2
×A.
Note that the number of addresses accessed by the algo-
rithm in this micro-benchmark is on the order of the associa-
tivity of the cache, which is superior to previous approaches
because non-compactness produces a very pronounced per-
formance drop, which is much easier to detect automatically.
4.3.3 Block Size
For given cache parameters C, A and T , 〈m0, T, 2A〉 is
non-compact since all 2A addresses map to the same cache
set. This sequence can also be expressed as 〈m0, T,A〉 ∪
〈m0 + C, T,A〉. If we offset the second half of the sequence
by a constant δ, as shown in Figure 6, we get 〈m0, T,A〉 ∪
〈m0 + C + δ, T,A〉.
T T ... T T ...T+B
C+B
1 2 3 A 1 2 3 A
m0
Figure 6: Address sequence for measuring B
The addresses of the two subsequences map to a single
cache set. When 0 ≤ δ < B this cache set is the same. When
δ ≥ B this cache set is unique to each of them. Therefore
the smallest value of δ for which the full sequence is compact
is δ = B. Figure 7 shows pseudo-code for the algorithm.
δ ← 1
while (!is compact (〈m0, T, A〉 ∪ 〈m0 + C + δ, T, A〉))
δ ← 2× δ;
return δ;
Figure 7: Algorithm for measuring B
4.4 Implementation of is compact
In this section we describe some of the important imple-
mentation details of the implementation of is compact (W ).
The array of elements is declared of type pointer (void
*) instead of integer (int) as in the Saavedra benchmark.
The array is initialized in such a way that each element
contains the address of the element which should be accessed
immediately after it. A local variable p is initialized with
the address of the element which should be accessed first.
For a correct implementation of is compact (W ), it is im-
portant that we repeatedly access all elements of the se-
quence, but the actual order in which we access them is irrel-
evant. To prevent hardware constant stride prefetchers, like
those on the IBM Power architecture, from interfering with
our timings, we initialize the array elements by chaining the
pointers so that we visit the elements in a pseudo-random
order.
Suppose the address sequence is m0,m1, . . . ,mn−1. One
way to reorder this sequence is to choose a number p, such
that p and n are mutually prime. Then, after element mi,
visit elementm(i+p) modulo n instead of element a(i+1) modulo n.
As p and n are mutually prime, the recurrence i ← (i +
p) modulo n is guaranteed to generate all the integers be-
tween 0 and n− 1 before repeating itself.
To perform the timings we use a nano-benchmark with
specification 〈p = ∗(void ∗ ∗)p, 〈p : void∗〉〉 . The fact that
we can use the same nano-benchmark generator for measur-
ing both CPU parameter values and cache parameter values
demonstrates the flexibility of the X-Ray architecture.
5. EXPERIMENTAL RESULTS
In this section we present experimental results obtained
by using X-Ray to measure the hardware parameters of the
following embedded and desktop processors.
• ARM SA1110, 200MHz
• xScale PXA250, 400MHz
• Xtensa LX, 350MHz
• MIPS R4400, 150MHz
• Power 3, 375MHz
• Pentium 4 Xeon, 3.06GHz
• Itanium 2, 1.5GHz
Although X-Ray is able to automatically determine a large
number of hardware parameters, we only discuss parameters
that are most relevant for embedded processors. Therefore
we do not discuss parameters of L2 and lower cache levels,
double-precision floating point operations, symmetric multi-
processing, and simultaneous multi-threading, etc. that X-
Ray is capable of measuring.
We compare our results to the actual values of the hard-
ware parameters, as well as to the values obtained by lm-
bench v3.0-a4 [9, 10, 13]. Lmbench is a well-known suite
of benchmarks for measuring operating systems parameters
such as thread-create time and context-switch time. In the
latest version, the authors have included several hardware
benchmarks for measuring CPU frequency, latency and par-
allelism of different operations, capacity, block size, and la-
tency of each level of the memory hierarchy, and the number
of TLB entries.
A summary of the experimental results is presented in Ta-
ble 1. Because both lmbench and X-Ray measure hardware
parameters empirically, the results vary somewhat from one
execution to the next. However, these variations are fairly
small, so the results we present are from a single run.
X-Ray and lmbench measure some hardware parameters
in different units. To allow direct comparison, we normalized
lmbench results as follows.
• Lmbench measures the processor clock cycle clmb and
various latencies llmb in nanoseconds. We compute the
processor frequency in MHz as flmb = 1000÷clmb , and
latency in cycles as llmb ÷ clmb.
• Instead of measuring instruction throughput, lmbench
measures available instruction parallelism plmb. We
compute instruction throughput in cycles as tlmb =
llmb ÷ plmb, where llmb is the latency in cycles of the
corresponding instruction, computed as shown above.
We now discuss some of the more interesting results for
each platform.
5.1 ARM SA1110 and xScale PXA250
We ran our ARM SA1110 experiments on an HP iPAQ
PDA, running Intimate Linux 2.4.18-rmk3, using GCC v2.95.4.
For xScale PXA250 we used an HP iPAQ H3900 PDA, run-
ning Familiar Linux 2.4.19-rmk6-pxa1-hh37, using GCC v3.4.3.
Unfortunately, we were unable to build lmbench on these
platform and we are communicating with the authors to
resolve the problem. If possible, we will present the lmbench
results in the camera-ready version of the paper.
As Table 1 shows, X-Ray measured accurately all para-
meters of interest. Moreover, X-Ray successfully determined
that there is no floating point hardware on any of these two
hardware platforms. The number of measured I32 regis-
ters is smaller than the actual number, because the compiler
and/or the hardware allocate some of the registers with spe-
cial purpose (stack pointer, frame pointer, etc.)
5.2 Xtensa LX
Xtensa LX is a configurable, extensible processor core, de-
signed by Tensilica, Inc [5]. They provide a generator that,
given a processor configuration, can automatically build a
processor core design along with a cycle-accurate proces-
sor simulator and a development tool chain. Therefore, the
hardware parameters of any Xtensa LX core instance could
be different by construction. This feature of the Xtensa LX
processor makes it an excellent target for a micro-benchmark
framework like X-Ray, which allows intelligently designed
software to automatically adapt and optimize itself for the
diverse features of the processor.
We experimented with different processor configurations
and ran X-Ray using the corresponding cycle-accurate sim-
ulators. We still have problems with running lmbench and
its results will be presented in the final paper, if these issues
are resolved.
Because we ran X-Ray directly without an underlying op-
erating system, we could carefully analyze even the minor
inaccuracies.
5.2.1 Frequency
The processor frequency measured by X-Ray (343.225MHz)
was 2% off of the actual value (350MHz). This inaccuracy
can be explained with the loop overhead incurred from the
code shown in Figure 2(d). The 256 unrolled case statements
have a latency of 1 cycle for a total of 256 cycles, and the
loop-back code at the end has a latency of 5 cycles (1 cycle
for the decrement of i, one cycle for the branch instruction,
and 3 cycles penalty for non-aligned branch target). There-
fore the measurement error is 5÷ 261 ≈ 2%. While we can
partially compensate this error [13], we do not feel that this
is necessary, because we only use frequency to measure other
parameters relative to it (in clock cycles), and the incurred
error in similar in all measurements.
5.2.2 Number of Registers
X-Ray measured only 11 integer registers, while 16 are ar-
chitecturally available. We verified that register spills were
happening when using 12 registers in our measurement se-
quence, because the rest were used by the compiler. On
the other hand, X-Ray measured 17 single precision floating
point registers, while only 16 are architecturally available.
We examined the generated assembly source and indeed,
when using a measurement sequence of length 17, there was
one register spill. The reason X-Ray did not detect this
spill was that our edge-detection threshold was too big and
the data cache access incurred by the spill was not costly
enough to be measured. Of course, we could fix our thresh-
old, but this might have a negative impact on other plat-
forms, where measurement noise is relatively high. In prac-
tice, the fact that the data cache accesses went unnoticed
in X-Ray means that when optimizing real applications, the
performance penalty will not be statistically significant even
if a few more variables are used than the number of available
registers.
5.2.3 Other Configurations
We took advantage of the possibility to configure the Xtensa
LX core differently and see if X-Ray is able to accurately
measure the new parameters. We tried the following three
changes to the original configuration.
• We introduced two additional integer ADD and one
Feature Tool ARM SA1110 xScale PXA250 Xtensa LX R4400 Power 3 Pentium 4 Itanium 2
Actual 200.000 400.000 350.000 150.000 375.000 3,060.000 1,500.000
Frequency X-Ray 203.586 393.489 343.225 145.889 375.434 6,097.130 1,488.344
(MHz) lmbench !compiled !compiled !compiled 152.001 374.953 3,049.710 1,497.903
Actual 1.000 1.000 1.000 1.000 1.000 0.500 1.000
Latency ADD I32 X-Ray 1.001 1.006 1.000 1.000 1.000 1.001 1.000
(cycles) lmbench !compiled !compiled !compiled 1.075 1.009 0.488 1.004
Actual 3.000 2.000 2.000 12.000 3.000 14.000-18.000 4.000
Latency MULTIPLY I32 X-Ray 3.095 1.977 1.977 14.873 3.000 29.987 3.985
(cycles) lmbench !compiled !compiled !compiled 15.726 3.007 13.907 5.168
Actual 1.000 1.000 1.000 1.000 0.500 0.250 0.167
Throughput ADD I32 X-Ray 1.001 1.003 0.996 1.000 0.497 0.679 0.169
(cycles) lmbench !compiled !compiled !compiled 0.814 0.490 0.375 0.469
Actual 2.000 1.000 1.000 12.000 3.000 5.000 0.500
Throughput MULTIPLY I32 X-Ray 1.986 0.998 0.996 14.870 2.972 9.337 0.506
(cycles) lmbench !compiled !compiled !compiled 13.441 3.007 3.512 0.485
Actual 16 16 16 32 32 8 128
NR I32 X-Ray 12 13 11 17 28 5 123
(count) lmbench !compiled !compiled !compiled !supported !supported !supported !supported
Actual TRUE TRUE FALSE FALSE FALSE FALSE TRUE
FMA I32 X-Ray TRUE TRUE FALSE TRUE TRUE TRUE TRUE
(boolean) lmbench !compiled !compiled !compiled !supported !supported !supported !supported
Actual FALSE FALSE TRUE TRUE TRUE TRUE TRUE
FPU F32 X-Ray FALSE FALSE TRUE TRUE TRUE TRUE TRUE
(boolean) lmbench !compiled !compiled !compiled !supported !supported !supported !supported
Actual n/a n/a 4.000 4.000 4.000 5.000 4.000
Latency ADD F32 X-Ray n/a n/a 3.927 3.935 4.000 10.013 3.984
(cycles) lmbench !compiled !compiled !compiled 4.179 4.012 4.849 4.284
Actual n/a n/a 4.000 7.000 4.000 7.000 4.000
Latency MULTIPLY F32 X-Ray n/a n/a 3.927 6.870 5.034 14.079 3.984
(cycles) lmbench !compiled !compiled !compiled 7.323 4.014 6.892 4.014
Actual n/a n/a 1.000 3.000 0.500 1.000 0.500
Throughput ADD F32 X-Ray n/a n/a 0.996 2.913 0.497 2.030 0.506
(cycles) lmbench !compiled !compiled !compiled 2.943 0.501 2.108 0.549
Actual n/a n/a 1.000 3.000 0.500 2.000 0.500
Throughput MULTIPLY F32 X-Ray n/a n/a 0.996 2.957 0.500 4.004 0.506
(cycles) lmbench !compiled !compiled !compiled 3.130 0.501 2.209 0.515
Actual n/a n/a 16 32 32 8 128
NR F32 X-Ray n/a n/a 17 24 32 8 128
(count) lmbench !compiled !compiled !compiled !supported !supported !supported !supported
Actual n/a n/a TRUE FALSE TRUE FALSE TRUE
FMA F32 X-Ray n/a n/a TRUE FALSE TRUE FALSE TRUE
(boolean) lmbench !compiled !compiled !compiled !supported !supported !supported !supported
Actual FALSE FALSE FALSE TRUE TRUE TRUE TRUE
FPU F64 X-Ray FALSE FALSE FALSE TRUE TRUE TRUE TRUE
(boolean) lmbench !compiled !compiled !compiled !supported !supported !supported !supported
Actual 8 32 16 16 64 8 16
L1 Cache Capacity X-Ray 8 32 16 16 64.5 8 16
(KB) lmbench !compiled !compiled !compiled 16 64 8 16
Actual 32 32 2 1 128 4 4
L1 Cache Associativity X-Ray 32 32 2 1 129 4 4
(count) lmbench !compiled !compiled !compiled !supported !supported !supported !supported
Actual 32 32 64 16 128 64 64
L1 Cache Block Size X-Ray 32 32 64 16 128 64 64
(bytes) lmbench !compiled !compiled !compiled 16 128 64 64
Actual 2.000 3.000 2.000 3.000 2.000 2.000 2.000
L1 Cache Latency X-Ray 1.993 3.053 1.969 2.956 1.986 4.109 2.009
(cycles) lmbench !compiled !compiled !compiled 3.140 2.023 2.226 2.010
Actual ? ? ? ? ? ? ?
Main Memory Latency X-Ray 41.259 134.986 10.793 13.820 18.126 36.747 6.024
(cycles) lmbench !compiled !compiled !compiled 15.060 18.317 17.963 6.030
Table 1: Summary of Experimental Results
additional integer MULTIPLY functional units. X-
Ray correctly measured the new Throughput ADD I32
and Throughput MULTIPLY I32 as 0.335 and 0.496
cycles respectively.
• We changed the data cache configuration to 6KB, 3-
way set associative with 32 byte blocks. X-Ray cor-
rectly measured the new cache parameters.
• We replaced the data cache with a 128-bit single pre-
cision fixed point SIMD unit (Vectra LX). After the
appropriate descriptions were added, X-Ray correctly
measured the latency and throughput of ADD and
MULTIPLY, along with the number of vector regis-
ters (1.000, 1.977, 0.998, 0.996, and 16 respectively).
5.3 MIPS R4400
Although MIPS R4400 is used as an embedded processor
today, we were unable to find embedded hardware on which
to perform our experiments. Instead, we used an old SGI
Workstation, running IRIX 6.2 and the native MIPSPro C
Compiler.
On this platform, X-Ray and lmbench gave similar and
relatively accurate results. X-Ray measured all hardware
parameters except the frequency more accurately than lm-
bench. Furthermore, in addition to the parameters mea-
sured by lmbench, X-Ray also measured the number of reg-
isters of various types, the existence of single and double
precision floating point hardware and a specialized fused
multiply-add instruction, and the cache associativity.
There are two details worth noting.
• The latency of MULTIPLY I32 measured by X-Ray is
about 15 cycles, while the actual latency is 12 cycles.
The reason behind this mismatch is that the R4400
has special registers hi and lo, which hold the result
of integer multiply. Therefore the code sequence we
use (r0=r0*r1) is translated to the assembly sequence
〈hi, lo〉 = r0 * r1; r0 = lo; noop; noop. The two
noop instructions are necessary because access to lo
is asynchronous and the compiler needs to make sure
that the value can be copied before it is destroyed.
This measurement inconsistency can be looked at as
a feature, when generating code for R4400, because
although the latency of an integer multiply is 12 cy-
cles, it cannot be sustained by code. Moreover X-Ray
determined that there exists an integer fused multiply-
add instruction, while in fact there is not one. Again,
this was possible, because an ADD instruction can be
included for free by the compiler in place of one of the
noop instructions, which follow a MULTIPLY.
• X-Ray measured significantly fewer registers than are
architecturally available. We examined the generated
assembly files and confirmed that the it is the policy of
the native compiler to reserve the rest of the registers.
In particular, when measuring floating-point registers,
a sequence of length 24 incurred no spills. Using a
sequence of 25 incurred a spill for one variable, and one
of the 8 reserved registers was used by load operations
to load this variable from memory. Therefore 24 is the
correct number of registers for allocation of variables.
5.4 Power 3
Although embedded platforms with Power 3 processors
are common, we were not able to obtain embedded platform
using the PowerPC ISA. Therefore we used an IBM Power
3 Workstation, running AIX and using the VisualAge for C
v5 compiler.
There are several details worth mentioning:
• X-Ray detected an integer fused multiply-add instruc-
tion although there is not one in the ISA. We verified
that even though our measurement sequence (r0=r0+r0*r0)
is translated into separate dependent MULTIPLY and
ADD instructions, the hardware can achieve the same
throughput as if there was no ADD. Therefore such se-
quence is useful in generating high-performance code
for this architecture.
• X-Ray measured the data cache as 129-way set associa-
tive instead of 128-way set associative. This resulted
in capacity of 64.5KB compared to the documented
one of 64KB. We investigated the result by hand and
verified that the edge appears after 129, as opposed
to 128. We still have not explained this phenomenon,
but the numbers prove that no performance will be
lost if code is optimized as if the cache is 129-way set
associative.
Lmbench gave satisfactory results on the parameters it is
able to measure.
5.5 Pentium 4 Xeon
Apart from experimenting with embedded processors, we
ran X-Ray on a number of workstation and server-class ma-
chines. Here we present some of the interesting results for
Pentium 4 Xeon. We used a machine running RedHat En-
terprize Linux 2.4.21-27.0.1.ELsmp, along with GCC 3.2.3.
These processors feature two double-pumped integer ALUs,
which led X-Ray to believe that the frequency is twice higher
than the actual. Again, this is not a problem, as long as all
other timings are measured relative to this frequency. In-
deed, as Table 1 shows, all timing values measured by X-Ray
are twice larger than the actual values (except for Through-
put ADD I32).
The problem with Throughput ADD I32 is quite inter-
esting. Because of the two integer ALUs and integer ADD
latency of 0.5 cycles, we expect an effective throughput of
0.25 cycles, which translates to 0.5 cycles relative to our fre-
quency. Instead X-Ray measured 0.679, which is 50% more
(3 integer adds per cycle instead of 4). This problem occurs
because the instruction cache on Pentium 4 can only deliver
3 instructions per cycle to the processor dispatch engine,
therefore prohibiting the integer pipes to sustain maximum
throughput. Once again, such effective as opposed actual
parameter values are what are important in scheduling high-
performance code.
Lmbech results are close to those of X-Ray but noticeably
less accurate. The greatest error is for Throughput MULTI-
PLY I32 and is close to 30%. Lmbench managed to find the
advertised frequency instead of the double value as X-Ray.
Although we do not present the results here, it is worth
noting that X-Ray was able to accurately measure the num-
ber of vector registers (MMX, SSE, and SSE2), as well as
the latencies and throughputs of the corresponding SIMD
instructions.
5.6 Itanium 2
For our Itanium 2 experiments we used a server machine
running SUSE Linux 2.4.18-e.31smp, along with GCC 2.96.
X-Ray produced accurate results for all parameters. Lm-
bench results were slightly less accurate, with one major
problem – Throughput ADD I32. This processor is able to
execute 6 independent ADD operations per cycle, and lm-
bench measured throughput of only 0.469. X-Ray measured
the correct throughput of 0.169.
6. CONCLUSIONS AND FUTURE WORK
This paper presented the X-Ray framework, which is able
to automatically measure a variety of important hardware
parameters such as the existence, latency and throughput
of different instructions, the number of registers, the para-
meters of the memory hierarchy, etc. The values measured
are the values relevant to software running on the platform,
which may be different in general from the values of these
parameters in hardware manuals.
We are actively developing new micro-benchmarks inside
the X-Ray framework. Our current focus, and ideas for fu-
ture work include:
• measuring the parameters of instruction caches,
• measuring other parameters of the memory hierarchy,
like bandwidth and parallelism at each level, cache re-
placement policy and write mode,
• studying the effects of victim caches on the presented
algorithms and resolving any issues that may arise,
and
• designing a strategy for finding all bundles of instruc-
tions that can be issued in a single CPU cycle at a
sustained rate.
X-Ray is freely available for non-commercial use at http:
//iss.cs.cornell.edu/Software/X-Ray.aspx.
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